Efficiency analysis of modern vector architectures: vector ALU sizes, core counts and clock frequencies
نویسندگان
چکیده
منابع مشابه
Distributed vector architectures
Integrating processors and main memory is a promising approach to increase system performance. Such integration provides very high memory bandwidth that can be exploited efficiently by vector operations. However, traditional vector applications would easily overflow the limited memory of a single integrated node. To accommodate such workloads, we propose the DIstributed Vector Architecture (DIV...
متن کاملMultithreaded Vector Architectures
The purpose of this paper is to show that multi-threading techniques can be applied to a vector processor to greatly increase processor throughput and maximize resource utilization. Using a trace driven approach , we simulate a selection of the Perfect Club and Specfp92 programs and compare their execution time on a conventional vector architecture with a single memory port and on a multithread...
متن کاملDecoupled Vector Architectures
1996 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. Abstract The purpose of this paper is to show that using de-co...
متن کاملPerformance Analysis of Singhal-Kshemkalyani’s Implementation of Vector Clock
Implementation of vector clock is a fundamental problem in distributed system algorithms. Vector clock is strongly consistent, thus gives a total ordering of processes in terms of causality. But, state forward implementation of vector clock is not scalable. This paper studies Singhal-Kshemkalyani’s implementation of vector clock. Our analysis dictates that Singhal-Kshemkalyani’s implementation ...
متن کاملEffective usage of vector registers in decoupled vector architectures
Thz.spaptr presemts a study of the tmpact ofreduclng the vector regtsterstze m a decoupled vector architecture. In traditional in-order vector architectures, loltqvectorr egzstersh avetypically been the norm. We start presenting data that shows that, even for highly ucctorz.~able codes, only a small, fraction ojall elements of a long vector regzster are actually used. Lfre also show that reduct...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of Supercomputing
سال: 2019
ISSN: 0920-8542,1573-0484
DOI: 10.1007/s11227-019-02841-6